# Programmer Electronic Control - Command Set - 

Reverse-Engineering and restoration Project 2005-2009 by Dr. Erik Baigar, erik @baigar.de Revision 2009/04/10<br>All Rights Reserved



| $x_{11}$ | $x_{10}$ | $x_{9}$ | $x_{8}$ | $x_{7} \ldots x_{0}$ and Description |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | LDI-Group: Data from memory position $\left[x_{6} \ldots x_{0}\right]$ is transferred to index register $I D X$. Next Operation of STA, STS, INC, ADD and SUB occurs relative to this index register. Afterwards $I D X$ is cleared by these instructions. The index register is always loaded from the zero-page if $x_{7}=0$ (LDI). The LDIP instruction with $x_{7}=1$ uses the page register $P$ to calculate the adress via $128 \cdot P+I D X+\left(x_{6} \ldots x_{0}\right)$. The unit freezes during memory access and needs power cycle to recover if $P$ is not initialized before using the LDIP instruction. |
| 0 | 0 | 0 | 1 | ADD-Group: Data from memory position $\left[I D X+x_{6} \ldots x_{0}\right]$ is ADDed to accumulator and result is stored within accumulator (ADD, $x_{7}=0$ ).IDX is cleared during adding and Programmer Electronic Control freezes if $x_{7}=1$ (ADDP) in an attempt to access a not initialized page register $P$. Address calculation as in LDI. There seems to be no carry flag mechanism during addition. <br> 0x100, 256, Function 1, $2.394 \mu s$ |
| 0 | 0 | 1 | 0 | SUB-Group: Accumulator is subtracted from data in memory location $[I D X+$ $\left.x_{6} \ldots x_{0}\right]$. Result is kept in the accumulator register, $I D X$ set to zero after the instruction. SUBP uses the above mentioned paging register $P$ and the CPU freezes in SUBP $\left(x_{7}=1\right)$ in encountering an uninitializted $P$ register. No carry mechanism discovered so far. <br> $0 \times 200,512$, Function $2,3.554 \mu s$ |
| 0 | 0 | 1 | 1 | STS/STB-Group: Stores the $B$ register ${ }^{1}$ to core memory $\left[I D X+x_{6} \ldots x_{0}\right] . I D X$ is used for relative memory access and cleared after this access. Accumulator remains unchanged. The $B$ register is implemented on the data boards SK8 and SK9 and is used in SHR, SHL, MUL and DIV commands - see below. Bit7 switches the paging mechanism: STB for $x_{7}=0$ without paging and STBP if $x_{7}=1$ with paging (address calculated as in ADD above). The unit freezes on STBP if $P$ is not initialized! Waveform-Example sta0_clr129_sta2: |

${ }^{1}$ Early during investigation this was called " extended shifter register", thus the assembler understands the old STS

| $x_{11}$ | $x_{10}$ | $x_{9}$ | $x_{8}$ | $x_{7} \ldots x_{0}$ and Description |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | LDA-Group: With $x_{7}=0$ (LDA) the accumulator register is loaded from memory location $\left[I D X+x_{6} \ldots x_{0}\right]$ and the $B$ register is unmodified by this instruction. IDX is cleared by the LDA operation and PEC switches paging on if $x_{7}=1$ (LDAP). Adress is calculated as followd for paging on: $128 \cdot P+I D X+\left(x_{6} \ldots x_{0}\right)$. PEC freezes if $x_{7}=1(\mathbf{L D A P})$ in an attempt to access a not initialized page register $P$. |
| 0 | 1 | 0 | 1 | STA-Group: The accumulator register is stored in memory location $\left[I D X+x_{6} \ldots x_{0}\right]$ and the accumulator is not affected by the instruction. $I D X$ is cleared by the STA/STAP operation and PEC freezes if a STAP $\left(x_{7}=1\right)$ is used and $P$ has not been initialized before. Signals during STA: |
| 0 | 1 | 1 | 0 | AND-Group: The accumulator register logically ANDes with memory location $\left[I D X+x_{6} \ldots x_{0}\right] . I D X$ is cleared by the AND/ANDP operation and PEC calculates the address from $128 \cdot P+I D X+\left(x_{6} \ldots x_{0}\right)$ if paging is activated in ANDP ( $x_{7}=1$ ). |
| 0 | 1 | 1 | 1 | RJAZ-Group: Continues with next instruction immediately if accumulator is not zero. Otherwise the RJAZ instruction (Relative-Jump-if-Accu-Zero) performs a relative jump like RJMP. |

as well as the new STB.

| $x_{11}$ | $x_{10}$ | $x_{9}$ | $x_{8}$ | $x_{7} \ldots x_{0}$ and Description |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | RJMP-Group: $x_{7}$ determines wether the jump is $x_{6} \ldots x_{0}$ instructions forward ( $x_{7}=0$ ) or backward $\left(x_{7}=1\right)$. Especially 100000000000 and 100010000000 are the same representation of a loop lasting forever. <br> Special care has to be taken if $I D X$ is not zero. In this case the jump width is calculated in the following way: $(-1) * x_{7} *\left[I D X+x_{6} \ldots x_{0}\right]$ and IDX is cleared by the jump. |
| 1 | 0 | 0 | 1 | RJAN-Group: Continues with next instruction immediately if accumulator is positive, i.e. $a_{11}=0$. Otherwise the RJAN instruction (Relative-Jump-if-Accu-Negative) performs a relative jump like RJMP. $0 \times 900,2304$, Function $9,1.773 \mu \mathrm{~s}$ |
| 1 | 0 | 1 | 0 | INC-Group: The accumulator register is loaded from memory location $\left[I D X+x_{6} \ldots x_{0}\right]\left(\right.$ INC, paging off for $\left.x_{7}=0\right)$ or from $\left[128 \cdot P+I D X+\left(x_{6} \ldots x_{0}\right)\right]$ (INCP, paging active for $x_{7}=1$ ). Then the accumulator incremented and the result is stored back to the same address. $I D X$ is cleared after the INC's write operation and PEC freezes in INCP if the page register $P$ has not been initialized after booting the PEC. Especially remember, that INC modifies the accumulator! |
| 1 | 0 | 1 | 1 | IDXCALL-Group: First, the memory location of the next instruction to execute (i.e. $P C+1)$ is saved to the memory adress specified in the lower 7 bits of the command: $P C+1 \rightarrow\left[0 \ldots 0 x_{7} \ldots x_{0}\right]$ (In case of the IDXCALLP the the paging is used only in this step, i.e. $P C+1 \rightarrow\left[128 \cdot P+0 \ldots 0 x_{7} \ldots x_{0}\right]$. If $P$ is not initialized here, PEC will freeze!). <br> Afterwards the new program counter $P C$ is loaded from the memory location where $I D X$ points to, i.e. the execution is continued with an indirect jump $([I D X] \rightarrow P C$, here no paging is used.). Adresses are stored/read in two successive words with MSW ( $000 a_{12} 00000000$ ) first and than LSW $\left(a_{11} \ldots a_{0}\right)$. In case of the paging variant IDXCALLP, the MSW of the return address contains the current value of the paging register $\left(000 a_{12} p_{7} \ldots p_{0}\right)$. The accumulator register is not affected by this operation and $I D X$ is cleared. This operation can jump the the upper half of the memory without freezing the unit and $B$ and $P$ are not influenced ${ }^{2}$. |

[^0]| $x_{11}$ | $x_{10}$ | $x_{9}$ | $x_{8}$ | $x_{7} \ldots x_{0}$ and Description |
| :---: | :---: | :---: | :---: | :---: |
| $x_{1}$ <br> 1 | 1 | 0 | 0 | UMUL-Group: This command multiplies the accumulator with the value read from $\left[I D X+x_{6} \ldots x_{0}\right]$. Using the paging variant UMULP (for $x_{7}=1$ ), the address is calculated including the $P$ and the $I D X$ registers as usual. The unit freezes in executing an UMULP if $P$ has not been initialized. This multiplication is executed in microcode and incorporates 12 shift and add operations. Therefore the multiply lasts for more than $8.8 \mu \mathrm{~s}$. IDX operates as usual. The result is stored in the $B^{3}$ register (LSW, i.e. $0 r_{10} \ldots r_{0}$ ) and the accumulator (MSW, $0 r_{21} \ldots r_{11}$ ). <br> Caution: Only positive numbers (i.e. with bit 11 zero) are multiplied correctly. Thus UMUL and UMULP essentially are 11bit * 11bit multiplications. IDX is cleared by the operation and the special shift register is cleared before the multiply process. <br> 0xc00, 3072, Function 12, $9.360 \mu s$ |
| 1 | 1 | 0 | 1 | UDIV-Group: Iteratively executes a division. Herein the 22bit value formed by Accu and $B$ is divided by the memory operand and the result is stored in the accumulator register: $a_{11 \ldots} \ldots a_{0}=\frac{a_{11} \ldots a_{0} b_{11} \ldots b_{0}}{m_{11} \ldots m_{0}}$ <br> $B$ is invalid after the operation (especially it does NOT give the reminder of the operation). The address of the memory operand is calculated according to the paging mechanism: For UDIV (specified by $x_{7}=0$ ) paging is disabled and the address is given by $I D X+x_{6} \ldots x_{0}$. For the paging UDIVP (for $x_{7}=1$ ) the address is given by $128 \cdot P+I D X+x_{6} \ldots x_{0}$. The paging variant freezes if $P$ has not been initialized since powering up the unit. |

[^1]

[^2]

[^3]

| $x_{11}$ | $x_{10}$ | $x_{9}$ | $x_{8}$ | $x_{7} \ldots x_{0}$ and Description |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |

Waveforms during transmission on DPL05: Top channel is the clock signal which is running all the time (except reset and DMA state). Lower trace shows the data signal. Only during the first 24 clock cycles data is transmitted:


During the pause on the clock signal when it is high, the lowest bit of the transmitter is directly visible on the output. Thus writing the transmit register continuously leads to the bursts visible on the data line in the clock pause.


Still unknown how to determine, when the transmission has completed.


| $x_{11}$ | $x_{10}$ | $x_{9}$ | $x_{8}$ | $x_{7} \ldots x_{0}$ and Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | RETFI: Return from Interrupt if $x_{7}=\ldots=x_{0}=1$. |



## from SK7









[^0]:    ${ }^{2}$ This indeed remarkable, since the $P$ is written together with the current address but it is NOT read in reading the destination address!

[^1]:    ${ }^{3} B$ is the same as the special shift register in previous versions of this document since this register was discovered during investigating shift operations.

[^2]:    ${ }^{4}$ Earlier this instruction was called MSRTA as a acronym for Move the extended Shift Register to the Accumulator. But since the extended shift register is now $B$, the instruction has been changed. Old instruction still supported for compatibility.

[^3]:    ${ }^{5}$ Historcally this was the MATSR instruction: Moves the Accumulator to extended Shift Register. It is supported for compatibility, but in the future it should be replaced by MATB since the registers are called $A, B, I D X$ and $P$ from now on.

